Reducing power consumption through V DD scaling is a major trend in nanometer CMOS circuits. In modern wireless SoCs, multiple power domains operate below 1.2V and draw less than 10mA of current. Currently, these domains are powered from a 1.8V rail through a low drop-out linear regulator (LDO). The 1.8V rail is obtained from a Li-ion battery using a switching regulator with offchip passives. It is highly inefficient to power circuit blocks that operate below 1.2V through LDOs. Switched-capacitor (SC) DC-DC converters are a viable solution to replace LDOs in some on-chip power domains but they currently occupy a large on-chip area [1] . Also, the voltage regulation schemes employed by current SC converters are either unsuitable in wireless systems or do not provide high efficiencies in on-chip use cases due to the dominance of bottom-plate and switching losses [2] . In this paper, a completely on-chip SC DC-DC converter that uses a digital capacitance modulation scheme to achieve voltage regulation is presented. The converter occupies only 0.16mm 2 in total area and provides up to 8mA of current to output voltages between 0.8V to 1V from a 1.8V input while switching at 30MHz.
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Figure 10.7.1 shows the G2BY3 gain setting (gain of 2/3) used to deliver load voltages between 0.8V to 1V. The signals φ 1 and φ 2 are non-overlapping phases of a clock switching at frequency f s . The circuit is two-way interleaved to reduce input current and output voltage ripple. The load current handling capability [2] of the G2BY3 gain setting is given by
where 64C B is the total on-chip charge-transfer capacitance used, Q L is the charge delivered to the load every switching cycle and I L is the current delivered at the load voltage of V L . It can be observed from Eq. (1) that in order to regulate the output to a specified voltage V L while delivering a load current I L , the only available knobs are f s or Q L . Pulse frequency-modulation (PFM) [2] schemes change f s to maintain regulation. While this is useful in certain digital systems, in wireless systems, where the digital load being supplied co-exists with critical analog/RF blocks, tones that cover a wide frequency range are challenging (if not impossible) to handle. Hence, a constant frequency regulation scheme is required. Constant frequency control methods often use duty cycle [1] or segmented switch width [3] modes of control to change Q L . These control schemes do not scale switching and/or bottom-plate losses with change in load current leading to a drop in efficiency at low loads. Also, effective regulation with a wide change in load current is difficult to achieve with the abovementioned methods especially when taking process variations into account.
To overcome these problems, a digital-capacitance-modulation (DCM) mode of control is introduced, where regulation is maintained by controlling the amount of capacitance that takes part in the charge transfer process. The converter normally operates in the DCM mode but at very light load conditions (<500µA), it automatically switches to PFM mode control to maintain efficiency by making the DCM/PFM signal go low. The transition from DCM to PFM occurs when the logic block in Fig. 10 .7.3 encounters multiple GO_DOWN signals when C<0:3> is at '0000'. This happens when the output load current is very low. It returns to DCM mode when the GO_UP signal goes high signifying an increase in the load current.
For fast transient response, the converter employs COARSE regulation during startup and load transients. In this mode, only C<0:3> is changed, F<0:1> is set to '11', and the capacitor step size for regulation is 1C B . Once the transients have settled, to prevent limit cycling with COARSE regulation, the converter enters FINE regulation where the capacitor step-size is reduced to 2C B / 7, as shown in Fig. 10 .7.2. This enables the converter to settle within narrow hysteretic bands without any unwanted low-frequency oscillations.
As shown in Fig. 10 .7.4, the transition from the COARSE to FINE mode occurs either when there is a GO_UP signal followed by a GO_DOWN signal or when all 4-bits in C<0:3> are zero and a GO_DOWN signal occurs. The first situation happens when the load voltage transitions from falling to rising and the second case occurs when the load current is too small. The transition from the FINE to COARSE mode occurs when the COARSE_EN signal output by COMP3 goes high. This happens during sudden load increases and helps the converter to settle fast while minimizing the droop in V L . The rising edge of the COARSE_EN signal also causes C<0> to go high further reducing the settling time. Figure 10.7.6a shows the measured efficiency of the converter with change in V L while delivering a load current of 5mA. The converter provides above 60% efficiency over the load voltage range from 0.8V to 1V, which is much higher than that of LDOs and other completely on-chip SC converters [4] . Figure 10 .7.6b shows the efficiency with change in I L while delivering a 0.9V output. The DCM mode of control helps to keep the efficiency constant over a wide range of load current. At light loads, the PFM mode control sets in to reduce switching losses and improve efficiency. 
